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Abstract 
The Baugh-Wooley algorithm is a well-known iterative algorithm for performing multiplication in digital 
signal processing applications. Decomposition logic is used with Baugh-Wooley algorithm to enhance the 
speed and to reduce the critical path delay. In this paper a high speed multiplier is designed and 
implemented using decomposition logic and Baugh-Wooley algorithm. The result is compared with booth 
multiplier. FPGA based architecture is presented and design has been implemented using Xilinx 12.3 
device. 
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1. Introduction 
Multipliers play a pivotal role in many high performance systems such as Microprocessor, 
FIR filters, Digital Processors, etc. In its early stage, multiplication algorithms were proposed 
by Burton and Noaks in the year 1968, by Hoffman in the year 1986 and by Guilt and De 
Mori in the year 1969 for positive numbers. In the year of 1973 and 1979, Baugh-Wooley and 
Hwang proposed multiplication algorithm for numbers in two’s complement form. 
Multiplication is hardware intensive and the main criteria of interest are higher speed, lower 
cost and lower power [1]. With development in technology, several researchers have tried 
multipliers which provide design targets such as low power consumption, increased speed, 
and regularity of layout or combination of them in one multiplier. This helps making them 
suitable for achieving compact high speed and low power implementation. 
The performance of a system is generally controlled by the performance of the multiplier 
as the multiplier is usually the slowest element in the system. Furthermore, multiplier is 
normally the most area consuming element in the system. Therefore, optimizing its speed and 
area are vital design factors. However, area and speed are generally the conflicting constraints 
improving speed which results mostly in large area. 
With ever increasing applications in portable equipment and mobile communications, the 
demand for high performance, low-power VLSI systems is gradually increasing. Digital 
signal processors and application specific integrated circuits depend on the efficient 
implementation of arithmetic circuits (adder and multiplier) to execute dedicated algorithm 
such as convolution, correlation and filtering [2]. A Baugh-Wooley multiplier using 
decomposition logic is presented here which increases speed when compared to the booth 
multiplier. 
2. Baugh-Wooley multiplier 
In signed multiplication the length of the partial products and the number of partial products 
will be very high. So an algorithm was introduced for signed multiplication called as Baugh-
Wooley algorithm. The Baugh-Wooley multiplication is one amongst the cost-effective ways 
to handle the sign bits. This method has been developed so as to style regular multipliers, 
suited to 2's compliment numbers. 
2.1 Baugh-Wooley Architecture 
Baugh-Wooley multiplier hardware architecture is shown in figure 1. It follows left 
shift algorithm. Mux can select which bit will multiply. Suppose we multiply +4 and 
-4 in decimal we get ‘0’. Now, after representing these numbers in two’s compliment 
form we get +4 as 0100 and -4 as 1100. On adding these two binary numbers we get 
10000. Discard carry, then number is represented as ‘0’. 
 
Figure.1 Hardware implementation of Baugh-Wooley Multiplier [3] 
Let two n-bit numbers, number (A) and number (B), A and B are often pictured as 
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Where 𝑎𝑖 and 𝑏𝑖 area unit the bits during A and B, severally and 𝑎𝑛−1 and 𝑏𝑛−1 area unit the 
sign bits. The full precision product, P = A × B, is provided by the equation: 
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The first two terms of above equation are positive and last two terms are negative [4]. In order 
to calculate the product, instead of subtracting the last two terms, it is possible to add the 
opposite values [5]. The above equation signifies the Baugh-Wooley algorithm for 
multiplication process in two’s compliment form.  
Baugh-Wooley Multiplier provides a high speed, signed multiplication algorithm [5]. It uses 
parallel products to complement multiplication and adjusts the partial products to maximize 
the regularity of multiplication array [6]. When number is represented in two’s complement 
form, sign of the number is embedded in Baugh-Wooley multiplier. This algorithm has the 
advantage that the sign of the partial product bits are always kept positive so that array 
addition techniques can be directly employed [6]. In the two’s complement multiplication, 
each partial product bit is the AND of a multiplier bit and a multiplicand bit, and the sign of 
the partial product bits are positive [6]. 
3. Decomposition Logic 
The implementation of digital multiplier with decomposition logic is presented here. In this 
technique the multiplication process is split into smaller sub-units (smaller multipliers) and 
their outputs are combined to get the final result, the decomposition logic requires extra 
circuitry to perform the final addition of outputs attained from the smaller multiplier [7]. 
However, due to parallel processing, noticeable improvement in speed is achieved. 
To check the performance of the multiplier structure, 8×8 multiplier structure is designed 
using Baugh-Wooley algorithm and the decomposition logic. Fig. 2 [7] shows an 8×8 
multiplier implemented using the decomposition logic. In the first stage, four 4×4 multipliers 
are used to combine all the partial products, the outputs from these 4×4 multipliers are then 
combined in a treelike fashion to get the final results [7]. The 4×4 multiplier was implemented 
using Baugh-Wooley method. For 16×16 multiplication, three decomposition structures can 
be implemented. The first using 4×4 Baugh-Wooley multipliers, the second using 8×8 Baugh-
Wooley multipliers and the third using 8×8 decomposition structure [7]. 
 
Figure 2. Decomposition structure for 8×8 multiplication 
 Figure 3 shows the RTL view of Baugh-Wooley Multiplier with decomposition logic. 
 
Figure 3. RTL view of Baugh-Wooley with decomposition logic 
For any number of inputs one output is generated. Number of bits of the output depends on 
the number of bits of the inputs; e.g. in figure 3 there are two inputs of 4 bits the output will 
be of 8 bits.  
4. Simulation and Result 
The code of Baugh-Wooley multiplier and decomposition logic is written in VHDL and 
simulated using ISim (VHDL/Verilog). The proposed architecture is implemented on Virtex6 
xc6vlx75t-3-ff484 device using XILINX 12.3. Table 1 shows the device utilization summary 
of Baugh-Wooley multiplier using decomposition logic. 
Table 1. Hardware Device Utilization Summary 
S. NO. Logic Utilization Used Available 
1 No. of bonded IO 16 240 
2 No. of slice LUTs 13 46560 
3 No. of occupied slices 6 11640 
 
4.1 Comparison of present work, Baugh-Wooley multiplier and decomposition 
logic with the previous work 
Present work is implemented on Virtex6 xc6vlx75t-3-ff484 device. Thus, finally comparison 
of present work with previous work is done as shown in Table 2. The simulation results for 
8×8 multipliers are summarized in Table 2. For the 8×8 multiplier structure, the Baugh-
Wooley method and decomposition logic show an improvement in delay compared to Booth 
multiplication method due to parallel processing of data. 
  
Table 2. Comparison of present work with the previous reference paper 
8×8 Multiplier Booth Multiplier [13] Baugh-Wooley 
Path Delay 15.345ns 10.516ns 
No. of boned IO 36 32 
Total real time to Xst 
completion 
12.00secs 6.00secs 
No. of slice LUTs 190 13 
Average fanout 4.00 3.43 
Maximum Frequency 
MHz 
65.16 95.09 
 
Frm Table 2, it is clear that present design shows an improvement in speed with reduction in 
used resources on target device. 
5. Conclusion 
In this paper, decomposition logic is implemented with Baugh-Wooley multiplier which 
shows the better results in terms of path delay and speed. The design operates on maximum 
frequency of 95.9MHz. The considerable increase in speed make the design suitable for many 
high performance system such as Digital Signal Processors, FIR filters, Microprocessors etc. 
The above results show that the Baugh-Wooley Multiplier with decomposition logic is higher 
in speed as compared to the Booth Multiplier and process the inputs fast to produce the result.  
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